Search
Now showing items 31-36 of 36
Fast incremental least square pose estimation for hardware implementation with rolling shutter camera
(IEEE, 2020-10-05)
6 DoF position and orientation estimation is vital for many real-time applications. It is essential to meet low latency, high accuracy and reliability requirements, especially when used for real-time haptic feedback ...
Software UART: A use case for VSCPU worst-case execution time analyzer
(IEEE, 2019)
This paper presents our early results of the development of a Worst-Case Execution Time (WCET) analyzer for VSCPU by implementing a software UART system. Our WCET analyzer takes a C program as input and gives the time taken ...
FPGA based DCO-OFDM PHY transceiver for VLC systems
(IEEE, 2019)
Satisfying the demand for high bandwidth and low latency in Visible Light Communication (VLC) systems is a difficult challenge. VLC channels exhibit frequency-selectiveness at peak-speeds. This phenomenon generates a serious ...
SOC estimation for li-Ion batteries using extended kalman filter with PID controlled process noise according to the voltage error
(IEEE, 2019)
State of Charge (SOC) estimation is critical for battery powered devices in order to find out the remaining charge level. This process is relatively straightforward when the battery is in the resting state. However, it can ...
Electric vehicle model parameter estimation with combined least squares and gradient descent method
(IEEE, 2019)
Energy management algorithms have a crucial role in electric vehicles due to their limited driving range. For an energy management algorithm to be effective, we should model the vehicle as accurately as possible. That is, ...
Rapid design of real-time image fusion on FPGA using HLS and other techniques
(IEEE, 2018)
During the process of implementing a parameterized hardware IP generator for an image fusion algorithm, we had a chance to test various tools and techniques such as HLS, pipelining, and PCIe logic/software porting, which ...
Share this page