Search
Now showing items 1-1 of 1
A modeling study on the layout impact of with-in-die thickness range for STI CMP
(ECS, 2013)
Chemical Mechanical Planarization process has a proven track record as an effective method for planarizing the wafer surface at multiple points of the semiconductor manufacturing flow. One of the most challenging aspects ...
Share this page