Browsing Electrical & Electronics Engineering by OzU Authors "Uğurdağ, Hasan Fatih"
Now showing items 1-20 of 39
-
25th IFIP/IEEE conference on very large scale integration (VLSI-SoC 2017)
Elfadel, I. A. M.; Uğurdağ, Hasan Fatih (IEEE, 2018-02)The 25th IFIP/IEEE Conference on Very Large Scale Integration (VLSI-SoC 2017) was held between 23 and 25 October in the landmark Yas Viceroy Hotel, overlooking the Formula 1 Yas Marina racetrack in Yas Island, Abu Dhabi, ... -
Crucial topics in computer architecture education and a survey of textbooks and papers
Yıldız, A.; Gören, S.; Uğurdağ, Hasan Fatih; Aktemur, B.; Akdoğan, Taylan (International Association of Engineers, 2020)We have been teaching undergraduate computer architecture since 2012 in an unconventional way. Most undergraduate computer architecture courses are based on microprocessors, and they quickly move into advanced topics such ... -
Design and simulation of an optimal energy management strategy for plug-In electric vehicles
Gözüküçük, M. A.; Akdoğan, Taylan; Hussain, Waqas; Tasooji, Tohid Kargar; Şahin, Mert; Çelik, M.; Uğurdağ, Hasan Fatih (IEEE, 2018)Energy management algorithms play a critical role in improving the energy efficiency of modern electric vehicles. In order to be desirable for the customer, electric vehicles should be capable of long distance driving on ... -
An efficient algorithm for disparity map compression based on spatial correlations and its low-cost hardware architecture
Ghanim, Mustafa; Tasdizen, O.; Uğurdağ, Hasan Fatih; Hamzaoğlu, İlker (Elsevier, 2023-11)This paper proposes a low-cost disparity map compression algorithm and its hardware architecture for high resolution and high frame rate applications. The proposed algorithm uses spatial correlations between neighboring ... -
Efficient FPGA implementation of field oriented control for 3-phase machine drives
Tüfekçi, Burak; Önal, Buğra; Dere, Hamza Yasir; Uğurdağ, Hasan Fatih (IEEE, 2020-09)This paper presents an FPGA implementation of Field Oriented Control (FOC) method with high switching frequency for 3-phase machine drives. A common architecture has been constructed for both BrushLess DC motors (BLDC) and ... -
Electric vehicle model parameter estimation with combined least squares and gradient descent method
Gözüküçük, Mehmet Ali; Uğurdağ, Hasan Fatih; Dedeköy, Mert; Çelik, Mert; Akdoğan, Taylan (IEEE, 2019)Energy management algorithms have a crucial role in electric vehicles due to their limited driving range. For an energy management algorithm to be effective, we should model the vehicle as accurately as possible. That is, ... -
Experiences on the road from EDA developer to designer to educator
Uğurdağ, Hasan Fatih (IEEE, 2013)This paper will coin some concepts that came to being as an engineer once made a journey from EDA developer of a behavioral synthesis tool to RTL designer and then on to academia. The EDA developer in disguise of logic ... -
Fast and efficient circuit topologies for finding the maximum of n k-bit numbers
Yüce, B.; Uğurdağ, Hasan Fatih; Gören, S.; Dündar, G. (IEEE, 2014-08-01)Finding the value and/or index of the maximum (or minimum) element of a set of n numbers (each with k-bits) is a fundamental arithmetic operation and is needed in many applications. This paper proposes several maximum-finder ... -
Fast incremental least square pose estimation for hardware implementation with rolling shutter camera
Güzel, Aydın Emre; Hisar, Dilara; Claesen, L.; Uğurdağ, Hasan Fatih (IEEE, 2020-10-05)6 DoF position and orientation estimation is vital for many real-time applications. It is essential to meet low latency, high accuracy and reliability requirements, especially when used for real-time haptic feedback ... -
Fast multiplier generator for FPGAs with LUT based partial product generation and column/row compression
Kakacak, Ahmet; Guzel, Aydın Emre; Cihangir, Ozan; Gören, S.; Uğurdağ, Hasan Fatih (Elsevier, 2017)We present a new parallel integer multiplier generator for FPGAs. It combines (i) a new Generalized Parallel Counter (GPC) grouping algorithm for column compression with (ii) a LUT based partial product generation, is (iii) ... -
Fast parallel prefix logic circuits for n2n round-robin arbitration
Uğurdağ, Hasan Fatih; Baskirt, O. (Elsevier, 2012-08)An n2n round-robin arbiter (RRA) searches its n inputs for a 1, starting from the highest-priority input. It picks the first 1 and outputs its index in one-hot encoding. RRA aims to be fair to its inputs and maintains ... -
Fast two-pick n2n round-robin arbiter circuit
Uğurdağ, Hasan Fatih; Temizkan, Fatih; Baskirt, O.; Yuce, B. (IEEE, 2012-06)A regular (one-pick) round-robin arbiter circuit picks one active requester (if any) out of n requesters. A two-pick round-robin arbiter selects up to two requesters. An n2n two-pick round-robin arbiter indicates the picked ... -
FPGA based DCO-OFDM PHY transceiver for VLC systems
Levent, V. E.; Sağlam, Gürol; Uğurdağ, Hasan Fatih; Annafianto, Nur Fajar Rizqi; Aydın, Furkan; Tesfay, Shewit Weldu; Mohamed, Bassam Aly Abdelrahman; Elamassie, Mohammed; Kebapçı, Burak; Uysal, Murat (IEEE, 2019)Satisfying the demand for high bandwidth and low latency in Visible Light Communication (VLC) systems is a difficult challenge. VLC channels exhibit frequency-selectiveness at peak-speeds. This phenomenon generates a serious ... -
FPGA based particle identification in high energy physics experiments
Uğurdağ, Hasan Fatih; Başaran, A.; Akdogan, T.; Güney, V. U.; Gören, S. (IEEE, 2012)High energy physics experiments require on-the-fly processing of signals from many particle detectors. Such signals contain a high and fluctuating rate of pulses. Pulse shape hints particle type, and the amplitude relates ... -
FPGA implementation of a low latency and high SFDR direct digital synthesizer for resource-efficient quantum-enhanced communication
Annafıanto, Nur Fajar Rızqı; Jabir, M. V.; Burenkov, I. A.; Uğurdağ, Hasan Fatih; Battou, A.; Polyakov, S. V. (IEEE, 2020-09)A Direct Digital Synthesizer (DDS) generates a sinusoidal signal, which is a significant component of many communication systems using modulation schemes. A CORDIC algorithm offers minimum memory requirements compared to ... -
FPGA-based minimal Latency HEFT scheduler for heterogeneous computing
Aliyev, Ilkin; Mack, J.; Kumbhare, N.; Akoglu, A.; Uğurdağ, Hasan Fatih (IEEE, 2021)This paper proposes a new hardware scheduler. As heterogeneous computing becomes prevalent, mapping applications on to multiple processing elements (PEs) proves to be nontrivial. Heterogeneous Earliest Finish Time (HEFT) ... -
Generating fast logic circuits for m-select n-port round Robin arbitration
Uğurdağ, Hasan Fatih; Temizkan, F.; Gören, S. (IEEE, 2013)This paper generalizes the problem of Round Robin Arbitration (RRA) from 1-select to m-select (mRRA) and offers new circuit architectures for it. RRAs are found in networking equipment and computer systems with high ... -
Hardware division by small integer constants
Uğurdağ, Hasan Fatih; Dinechin, F. de; Gener, Y. S. (IEEE, 2017-12)This article studies the design of custom circuits for division by a small positive constant. Such circuits can be useful for specific FPGA and ASIC applications. The first problem studied is the Euclidean division of an ... -
Hardware implementation of field oriented control for three phase machine drives
Tüfekçi, B.; Önal, B.; Önal, H.; Uğurdağ, Hasan Fatih (IEEE, 2020-10-05)This paper presents a high switching frequency FPGA implementation of Maximum Torque Per Ampere (MTPA) and Flux Weakening which are branch of Field Oriented Control (FOC) method for 3-phase machine drives. A common ... -
HC-FFT: Highly configurable and efficient FFT implementation on FPGA
Ergül, Pakize; Uğurdağ, Hasan Fatih; Davutoğlu, D. (TÜBİTAK, 2021)FFT is one of the basic building blocks in many applications such as sensors, radars, communications. For some applications, e.g., real-time spectral monitoring and analysis, FFT needs to be”run-time configurable” so that ...
Share this page