Browsing by Subject "Adders"
Now showing items 1-3 of 3
-
Field programmable gate arrays implementation of dual tree complex wavelet transform
(IEEE, 2015)Due to the inherent time-varying characteristics of physiological systems, most biomedical signals (BSs) are expected to have non-stationary character. Therefore, any appropriate analysis method for dealing with BSs should ... -
Generating fast logic circuits for m-select n-port round Robin arbitration
(IEEE, 2013)This paper generalizes the problem of Round Robin Arbitration (RRA) from 1-select to m-select (mRRA) and offers new circuit architectures for it. RRAs are found in networking equipment and computer systems with high ... -
RoCoCo: row and column compression for high-performance multiplication on FPGAs
(IEEE, 2011)Multiplication is, in no doubt, one of the top few frequently used operations in hardware and software. In high-performance hardware design, after high-level optimizations are exhausted, component level optimizations are ...
Share this page