Show simple item record

dc.contributor.authorAteş, Özgür
dc.contributor.authorKeskin, S.
dc.contributor.authorKocak, T.
dc.date.accessioned2016-12-06T18:32:36Z
dc.date.available2016-12-06T18:32:36Z
dc.date.issued2016-11
dc.identifier.issn1084-8045
dc.identifier.urihttp://hdl.handle.net/10679/4567
dc.identifier.urihttp://www.sciencedirect.com/science/article/pii/S1084804516301886
dc.description.abstractThe next-generation high speed wireless technologies, such as WirelessHD, bring the concept of several Gigabits per second data communication. However, forward error correction that takes place at the receiver side has become a real computational challenge. So far, only hardware solutions have offered such high-speed convolutional decoding, which could not be achieved by software solutions. Our paper aims to fill this gap and proposes a software level solution offering such multi-Gbps convolutional decoding. For this intend, we use the massively parallel computing power of NVIDIA GPGPUs and CUDA programming environment to implement a solution. As a decoding method, the Fano algorithm is selected for its relatively low memory requirements and computational complexity. A look-ahead mechanism and compact history in the form of circular queue is presented to support such high throughput. Conducted tests showed that our GPU based algorithm can decode up to 9.25 Gbps.
dc.language.isoengen_US
dc.publisherElsevier
dc.relation.ispartofJournal Of Network And Computer Applications
dc.rightsrestrictedAccess
dc.titleHigh throughput graphics processing unit based Fano decoderen_US
dc.typeArticleen_US
dc.peerreviewedyes
dc.publicationstatuspublished
dc.contributor.departmentÖzyeğin University
dc.identifier.volume75
dc.identifier.startpage128
dc.identifier.endpage137
dc.identifier.wosWOS:000386406300010
dc.identifier.doi10.1016/j.jnca.2016.08.020
dc.subject.keywordsFano algorithm
dc.subject.keywordsHigh throughput decoding
dc.subject.keywordsLook-ahead
dc.subject.keywordsForward error correction (FEC)
dc.subject.keywordsCompute unified device architecture (CUDA)
dc.subject.keywordsKEPLER
dc.subject.keywordsMAXWELL
dc.identifier.scopusSCOPUS:2-s2.0-84985034368
dc.contributor.ozugradstudentAteş, Özgür
dc.contributor.authorMale1
dc.relation.publicationcategoryArticle - International Refereed Journal - Institutional PhD Student


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record


Share this page