Browsing Computer Science by Subject "Integrated circuit testing"
Now showing items 1-1 of 1
-
Synthesis of clock trees for sampled-data analog IC blocks
(IEEE, 2013)This paper describes a methodology for automated design of clock trees in Sampled-Data Analog Circuits (SDACs). The current practice in the industry and academia for clock tree design of SDACs is a manual process, which ...
Share this page