Browsing by Subject "Integrated circuit design"
Now showing items 1-3 of 3
-
Enabling difference-based dynamic partial self reconfiguration for large differences
(IEEE, 2013)This paper presents a new Dynamic Partial Self Reconfiguration (DPSR) flow for Xilinx FPGAs. Leveraging the Xilinx FPGA Editor and PlanAhead tools, we provide two implementation approaches that enable partial reconfiguration ... -
RoCoCo: row and column compression for high-performance multiplication on FPGAs
(IEEE, 2011)Multiplication is, in no doubt, one of the top few frequently used operations in hardware and software. In high-performance hardware design, after high-level optimizations are exhausted, component level optimizations are ... -
Synthesis of clock trees for sampled-data analog IC blocks
(IEEE, 2013)This paper describes a methodology for automated design of clock trees in Sampled-Data Analog Circuits (SDACs). The current practice in the industry and academia for clock tree design of SDACs is a manual process, which ...
Share this page