Efficient combinational circuits for division by small integer constants
dc.contributor.author | Uğurdağ, Hasan Fatih | |
dc.contributor.author | Bayram, A. | |
dc.contributor.author | Levent, Vecdi Levent | |
dc.contributor.author | Gören, S. | |
dc.date.accessioned | 2017-01-24T08:43:23Z | |
dc.date.available | 2017-01-24T08:43:23Z | |
dc.date.issued | 2016 | |
dc.identifier.issn | 1063-6889 | en_US |
dc.identifier.uri | http://hdl.handle.net/10679/4723 | |
dc.identifier.uri | http://ieeexplore.ieee.org/document/7563265/ | |
dc.description.abstract | Division of an integer by an integer constant is a widely used operation and hence justifies a customized efficient implementation. There are various versions of this operation. This paper attacks a particular version of this problem, where the divisor is small and the circuit outputs a quotient and remainder. We propose a fast (low-latency) yet area-efficient combinational circuit topology, which we call Binary Tree based Constant Division (BTCD). BTCD uses a collection of small LUTs wired to each other to form a binary tree. The circuit also has bunch of adders, whose latencies are almost hidden as they operate in parallel with the binary tree. We wrote RTL code generators for BTCD and two previous works in the literature, then generated circuits for dividends of up to 128 bits and divisors of 3, 5, 11, and 23. We synthesized the generated RTL designs using a commercial ASIC synthesis tool. BTCD strikes a good balance between timing (latency) and area. It is up to 3.3 times better in Area-Timing Product (ATP) compared to the best alternative. ATP has a good correlation with energy consumption. | en_US |
dc.language.iso | eng | en_US |
dc.publisher | IEEE | en_US |
dc.relation.ispartof | Computer Arithmetic (ARITH), 2016 IEEE 23nd Symposium on | en_US |
dc.rights | restrictedAccess | |
dc.title | Efficient combinational circuits for division by small integer constants | en_US |
dc.type | Article | en_US |
dc.peerreviewed | yes | en_US |
dc.publicationstatus | published | en_US |
dc.contributor.department | Özyeğin University | |
dc.contributor.authorID | (ORCID 0000-0002-6256-0850 & YÖK ID 118293) Uğurdağ, Fatih | |
dc.contributor.ozuauthor | Uğurdağ, Hasan Fatih | |
dc.identifier.wos | WOS:000389233000001 | |
dc.identifier.doi | 10.1109/ARITH.2016.23 | en_US |
dc.subject.keywords | Integer constant division | en_US |
dc.subject.keywords | Parameterized circuit generator | en_US |
dc.subject.keywords | RTL generator | en_US |
dc.subject.keywords | Low latency combinational circuit | en_US |
dc.subject.keywords | Area-time product | en_US |
dc.subject.keywords | ASIC synthesis | en_US |
dc.identifier.scopus | SCOPUS:2-s2.0-84988946474 | |
dc.contributor.ozugradstudent | Levent, Vecdi Levent | |
dc.contributor.authorMale | 2 |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |
This item appears in the following Collection(s)
Share this page