Uğurdağ, Hasan FatihDinechin, F. deGener, Y. S.2017-11-282017-11-282017-120018-9340http://hdl.handle.net/10679/5724https://doi.org/10.1109/TC.2017.2707488Due to copyright restrictions, the access to the full text of this article is only available via subscription.This article studies the design of custom circuits for division by a small positive constant. Such circuits can be useful for specific FPGA and ASIC applications. The first problem studied is the Euclidean division of an unsigned integer by a constant, computing a quotient and remainder. Several new solutions are proposed and compared against the state-of-the-art. As the proposed solutions use small look-up tables, they match well with the hardware resources of an FPGA. The article then studies whether the division by the product of two constants is better implemented as two successive dividers or as one atomic divider. It also considers the case when only a quotient or only a remainder is needed. Finally, it addresses the correct rounding of the division of a floating-point number by a small integer constant. All these solutions, and the previous state-of-the-art, are compared in terms of timing, area, and area-timing product. In general, the relevance domains of the various techniques are different on FPGA and on ASIC.engrestrictedAccessarticle66122097211000041467960001010.1109/TC.2017.2707488Integer constant divisionIP core generationParameterized HDL generatorLow latency combinational circuitFPGA synthesisASIC synthesis2-s2.0-85038207821