Now showing items 1-1 of 1
Fast multiplier generator for FPGAs with LUT based partial product generation and column/row compression
We present a new parallel integer multiplier generator for FPGAs. It combines (i) a new Generalized Parallel Counter (GPC) grouping algorithm for column compression with (ii) a LUT based partial product generation, is (iii) ...
Share this page