Browsing by Author "Temizkan, Fatih"
Now showing items 1-4 of 4
-
Fast two-pick n2n round-robin arbiter circuit
Uğurdağ, Hasan Fatih; Temizkan, Fatih; Baskirt, O.; Yuce, B. (IEEE, 2012-06)A regular (one-pick) round-robin arbiter circuit picks one active requester (if any) out of n requesters. A two-pick round-robin arbiter selects up to two requesters. An n2n two-pick round-robin arbiter indicates the picked ... -
Multi-pick round robin arbiter
Temizkan, Fatih (2012-08)In this thesis, we propose two multi(m)-pick Round Robin Arbiter (RRA) architectures. An m-pick RRA selects the m topmost requests out of n inputs with priority order indicated by an internally kept pointer (with an update ... -
RoCoCo: row and column compression for high-performance multiplication on FPGAs
Uğurdağ, Hasan Fatih; Keskin, O.; Tunç, Cihan; Temizkan, Fatih; Fici, G.; Dedeoğlu, S. (IEEE, 2011)Multiplication is, in no doubt, one of the top few frequently used operations in hardware and software. In high-performance hardware design, after high-level optimizations are exhausted, component level optimizations are ... -
Synthesis of clock trees for sampled-data analog IC blocks
Yüce, B.; Korkmaz, S.; Esen, V. B.; Temizkan, Fatih; Tunç, Cihan; Güner, Gökhan; Başkaya, I. F.; Agi, İ.; Dündar, G.; Uğurdağ, Hasan Fatih (IEEE, 2013)This paper describes a methodology for automated design of clock trees in Sampled-Data Analog Circuits (SDACs). The current practice in the industry and academia for clock tree design of SDACs is a manual process, which ...
Share this page